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Abstract: We study the delay (also known as depth) of circuits that simulate finite
automata, showing that only certain growth rates (as a function of the number n of steps
simulated) are possible. A classic result due to Ofman (rediscovered and popularized by
Ladner and Fischer) says that delay O(logn) is always sufficient. We show that if the
automaton is “generalized definite”, then delay O(1) is sufficient, but otherwise delay
Ω(logn) is necessary; there are no intermediate growth rates. We also consider “physical”
(rather than “logical”) delay, whereby we consider the lengths of wires when inputs and
outputs are laid out along a line. In this case, delay O(n) is clearly always sufficient.
We show that if the automaton is “definite”, then delay O(1) is sufficient, but otherwise
delay Ω(n) is necessary; again there are no intermediate growth rates. Inspired by an
observation of Burks, Goldstein and von Neumann concerning the average delay due to
carry propagation in ripple-carry adders, we derive conditions for the average physical
delay to be reduced from O(n) to O(logn), or to O(1), when the inputs are independent
and uniformly distributed random variables; again there are no intermediate growth rates.
Finally we consider an extension of this last result to a situation in which the inputs are
not independent and uniformly distributed, but rather are produced by a non-stationary
Markov process, and in which the computation is not performed by a single automaton,
but rather by a sequence of automata acting in alternating directions.
1. Introduction
A classic result due to Ofman [O] (rediscovered and popularized by Ladner and Fischer
[L1]) says that any computation that can be carried out by a finite automaton in n steps
can be performed by a circuit (a combinational logic network) with cost (also known as
size, reckoned as the number of gates) O(n) and delay (also known as depth, reckoned as
the maximum number of gates on any path from an input to an output) O(logn). (In
this paper, the constant factors implicit in O(· · ·), Ω(· · ·) and Θ(· · ·) bounds will depend
on the automaton, but not of course on n.) This result has been generalized by Ladner
and Fischer [L1] and has, under the name “parallel prefix computation”, become one of
the central paradigms of parallel computation. It is clear that in some cases the delay
can be reduced. If, for example, each output depends only on the first k or fewer, and
the most recent k or fewer, inputs (for some fixed k), then each output depends on at
most 2k inputs, so the delay can be reduced to O(1). We shall show in Section 2 that
this case constitutes the only possible reduction. If the automaton does not satisfy the
“generalized definite” condition just stated, then the delay must grow as Ω(logn), and
Ofman’s construction is (to within constant factors) the best possible. Between Θ(1) and
Θ(log n), no intermediate growth rates are possible.
The results described above refer to the “logical cost” and “logical delay” of a circuit,
which are defined in terms of numbers of gates. These measures of complexity take no
account of the cost and delay due to wires, which in the context of integrated circuits
must occupy an area proportional to their length, and which in any case must introduce a
delay proportional to their length. This circumstance raises the question of whether it is
possible to obtain similar results that bound the “physical cost” (where in addition to the
number of gates, we charge for each wire in proportion to its length) and “physical delay”
(where in addition to the number of gates on a path, we charge for each wire on the path in
proportion to its length). In speaking of the lengths of wires, it is necessary to make some
assumptions concerning the positions at which inputs are received and at which outputs
are produced; we shall assume that the inputs and outputs for the successive steps are
positioned at equidistant intervals along a line. An obvious construction for this layout (in
which “modules”, each simulating one step of the automaton, are positioned at equidistant
intervals along the line) yields circuits with physical cost O(n) and physical delay O(n).
For automata that are “definite” (that is, for which each output depends only on the most
recent k or fewer inputs, for some fixed k) the physical delay can again be reduced to O(1).
We shall show in Section 3 that this case constitutes the only possible reduction. If the
automaton is not definite, then the delay must grow as Ω(n), and the obvious construction
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is (to within constant factors) the best possible. Between Θ(1) and Θ(n), no intermediate
growth rates are possible.
There are, however, some automata for which another sort of reduction in physical
delay is possible. A typical case is given by the observation of Burks, Goldstein and von
Neumann [B2] that in a “carry-ripple” adder for independent and uniformly distributed
n-bit binary numbers, the delay between the time the inputs are available and the time
the last output is produced is O(logn) on the average (even though it is Ω(n) in the worst
case), because the longest “carry chain” is of length O(logn) with high probability. For
a general automaton, the obvious circuit described above achieves average physical delay
O(n) when the input symbols are independent identically distributed random variables.
In Section 4, we shall describe conditions under which the average physical delay can be
reduced to O(logn). In fact when these conditions hold, the physical delay is O(logn)
“almost always” (that is, with probability tending to 1 faster than any negative power of
n). Of course, if the automaton is definite, the worst-case physical delay can be reduced
to O(1), as described in the preceding paragraph. We shall show that these two cases
constitute the only possible reductions. Between Θ(1) and Θ(logn), and between Θ(logn)
and Θ(n), no intermediate growth rates are possible.
In Section 5, we shall illustrate by an example (addition of numbers in the “Zeckendorf
representation”) how the positive result of the previous section can be extended to a
situation in which the inputs are not independently and uniformly distributed, but rather
are produced by a non-stationary Markov process, and in which the computation is not
performed by a single finite automaton, but rather by a sequence of automata operating in
alternating directions. We shall show that even in this more general situation it is possible
to reduce the physical delay to O(logn) almost always.
We close this introduction with the observation that our results are somewhat anal-
ogous to those that have been obtained for the cost of circuits comprising NOT-, AND-
and OR-gates with unbounded fan-in but bounded depth computing prefix-products in a
semigroup. (All gates have unit delay, but cost proportional to their number of inputs, in
this model.) The results of Yao [Y], Chandra, Fortune and Lipton [C2, C3], Dolev, Dwork,
Pippenger and Wigderson [D] and Bilardi and Preparata [B1] show that in this case as
well there are just three possible growth rates, with no intermediate possibilities.
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2. Logical Delay
We use the model of finite automata due to Moore [M2]. A finite automaton is a
sextuple M = (A,Q,B, q0, δ, ω), where A is the finite input alphabet, Q is the finite set of
states, B is the finite output alphabet, q0 ∈ Q is the initial state, δ : Q×A→ Q is the state
transition function and ω : Q→ B is the output function. We extend the state transition
function δ to δ∗ : Q× A∗ → Q by defining δ∗(q, ε) = q for all q ∈ Q (where ε denotes the
empty word over A), and δ∗(q, xa) = δ
(
δ∗(q, x), a
)
for all q ∈ Q, x ∈ A∗ and a ∈ A. For
brevity, we shall usually write qx for δ∗(q, x) when no confusion is possible.
We say that a state q ∈ Q is reachable if there exists a word x ∈ A∗ such that q0x = q.
If a state q is reachable, then it is reachable by a word x with length
∣∣x
∣∣ at most
∣∣Q
∣∣
(the cardinality of Q). (The shortest word reaching q cannot cause any state to be visited
twice.) We shall say that states q1, q2 ∈ Q are distinguishable if there exists a word x ∈ A∗
such that ω(q1x) 6= ω(q2x). If two states q1 and q2 are distinguishable, then they are
distinguishable by a word x with
∣
∣x
∣
∣ ≤ ∣∣Q∣∣2. (The shortest word distinguishing q1 and
q2 cannot cause any pair of states to be visited twice.) We may restrict our attention to
automata that are reduced, meaning that every state is reachable and every pair of distinct
states is distinguishable (because we may always delete unreachable states and merge
indistinguishable states without affecting the input-output behavior of the automaton).
The circuits we deal with are acyclic interconnections of modules by cables, where
the cables carry signals drawn from various finite alphabets (such as A, Q and B) and
the modules produce at their output cables various functions (such as δ and ω) of the
signals received at their input cables. As is well known, such circuits can be implemented
as Boolean circuits, in which all cables are composed of wires that carry Boolean signals
and all modules are composed of gates that compute Boolean functions of at most two
arguments. By the logical cost of such a circuit, we shall mean the number of gates in
such a Boolean circuit. By the logical delay of such a circuit, we shall mean the maximum
number of gates on any path from an input to an output in such a Boolean circuit. For
circuits such as these, in which fan-in is bounded by two, if any output depends on d
different inputs, the logical delay must be at least log2 d.
We shall be concerned with circuits that ⁀simulate n steps by a finite automaton,
receiving n letters from the input alphabet at their inputs and producing n letters from the
output alphabet at their outputs. The well known theorem of Ofman [O] (see also Ladner
and Fischer [L1]) states that any finite automaton can be simulated by a circuit having
logical cost O(n) and logical delay O(logn). We shall be concerned with the circumstances
that allow the growth of the delay to be reduced.
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We shall say that an automaton is generalized definite if each output is determined by
the k earliest and the k most recent inputs, for some fixed k. (This notion was introduced
by Ginzberg [G].) If an automaton M is generalized definite, it is clear that the logical
delay can be reduced to O(1) (because each output depends on at most 2k inputs). Our
result in this section states that this situation is the only one allowing a reduction in logical
delay.
Theorem 2.1: Suppose the automaton M is not generalized definite. Then any circuit
simulating n steps by M has logical delay Ω(logn).
Proof: Since M is not generalized definite, we can find words xay and xby, with a, b ∈ A
and x, y ∈ A∗, and with ∣∣x∣∣ ≥ ∣∣Q∣∣ + 1, ∣∣y∣∣ ≥ ∣∣Q∣∣2 + 1, such that ω(q0xay) 6= ω(q0xby).
Since the length of x exceeds the number of states of M , we can write x = fg h with
f, g, h ∈ A∗ and ∣∣g∣∣ ≥ 1 such that q0f = q0fg, and thus such that q0fgih = q0x for all
i ≥ 0. Since the length of y exceeds the number of pairs of states of M , we can write
y = stu, with s, t, u ∈ A∗ and ∣∣t∣∣ ≥ 1, such that q0xas = q0xast and q0xbs = q0xbst,
and thus such that q0xast
ju = q0xay and q0xbst
ju = q0xby for all j ≥ 0. Let γ =
∣
∣g
∣
∣
and τ =
∣
∣t
∣
∣. Define v = gτ and w = tγ , so that
∣
∣v
∣
∣ =
∣
∣w
∣
∣ = γτ . Choose m ≥ 0. Then
the words cl = fg v
lh a s twm−lu, for 0 ≤ l ≤ m, all have length n = ̺ + γτm, where
̺ =
∣
∣xay
∣
∣ =
∣
∣xby
∣
∣, and satisfy q0cl = q0xay. Similarly, the words dl = fg vlh b s t wm−lu,
for 0 ≤ l ≤ m, also all have length n, and satisfy q0dl = q0xby. Since ω(q0xay) 6= ω(q0xby),
these 2(m + 1) words show that the final output for these words depends on at least
m + 1 = (n − ̺)/γτ + 1 = Ω(n) different inputs. Since a circuit whose output depends
on Ω(n) different inputs must have delay Ω(logn), the circuits simulating any automaton
that is not generalized definite must have delay Ω(logn). ⊓⊔
3. Physical Delay
In this section we shall consider the same model for circuits as before, but we shall
measure cost and delay differently. Specifically, in measuring the cost, we shall add to
the number of gates a term proportional to the sum of the lengths of the wires used to
interconnect them. And when measuring delay, we shall add to the number of gates on a
path from an input to an output a term proportional to the sum of the lengths of the wires
on that path (and then take the maximum over all paths from inputs to outputs). For this
modification, we must give meaning to the notion of the “length” of a wire by assigning
positions to input and output terminals and to gates. In this paper we shall make what
seem to be the simplest assumptions. In a circuit that simulates n steps by an automaton,
we shall allow all the terminals of wires encoding the n-th input, all of the terminals of
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wires encoding the n-th output, and some bounded number of gates (depending on the
automaton, but not on n) to occupy the position of integer n on the line. (A more realistic
model would insist on a layout with a minimum spacing between input terminals, output
terminals and gates, but it clear that this would not affect cost and delay bounds more
than by constant factors, which we overlook in our analysis.)
For an upper bound, we shall consider the “standard” circuit in which a module that
receives each input and current state, and produces each output and next state, is located
at each of the positions 1, 2, . . . , n along the line. It is clear that physical cost and delay
are both O(n) for this circuit. We shall consider the circumstances under which the rate
of growth of the delay can be reduced.
We shall say that an automaton is definite if each output is determined by the k
most recent inputs, for some fixed k. (This notion was introduced by Kleene [K1].) If
an automaton M is definite, it is clear that the physical delay can be reduced to O(1)
(because each output depends only on inputs at most k positions earlier). Our result in
this section states that this situation is the only one allowing a reduction in physical delay.
Theorem 3.1: Suppose the automaton M is not definite. Then any circuit simulating n
steps by M has physical delay Ω(n).
Proof: Since M is not definite, we can find words xay and xby, with a, b ∈ A and x, y ∈ A∗,
and with
∣
∣y
∣
∣ ≥ ∣∣Q∣∣2 + 1, such that ω(q0xay) 6= ω(q0xby). Let λ =
∣
∣xay
∣
∣ =
∣
∣xby
∣
∣. Since
the length of y exceeds the number of pairs of states of M , we can write y = stu, with
s, t, u ∈ A∗ and ∣∣t∣∣ ≥ 1, such that q0xas = q0xast and q0xbs = q0xbst, and thus such
that q0xay = q0xast
ju and q0xby = q0xbst
ju for all j ≥ 0. Let τ = ∣∣t∣∣. Choose m ≥ 0.
The words cm = xast
mu and dm = xbst
mu have length n = λ − τ + τm, and ω(q0cm) =
ω(q0xay) 6= ω(q0xby) = ω(q0dm). Thus the final output for these words depends on an
input that occurred τm = Ω(n) positions earlier. But if any output depends on an input
at distance d, the physical delay must be at least d. Thus the physical delay of a circuit
simulating M must grow as Ω(n). ⊓⊔
4. Average Physical Delay
Even if the automaton is not definite, so that by Theorem 3.1 there are input words
that cause a physical delay Ω(n), it may be the case that for some circuits, almost all
input words cause a considerably smaller physical delay. Our goal in this section is to
determine conditions under which the average physical delay can be reduced to O(logn),
and to show that if these conditions are not satisfied, then average physical delay must,
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like the worst-case physical delay, be Ω(n). We shall also show that the average physical
delay cannot be reduced below O(logn) unless the automaton is definite (in which case
even the worst-case physical delay can be reduced to O(1) by the results of the preceding
section). These results will actually be shown to hold not just for the average physical
delay, but “almost always”, in a sense that will be defined more precisely below.
Our results are inspired by the observation of Burks, Goldstein and von Neumann
[B2] that in a ripple-carry adder, the average length of the longest carry chain is O(logn),
assuming that the inputs are independent and uniformly distributed n-bit binary numbers.
Further results on the average length of the longest carry chain were obtained by Claus
[C4] and Knuth [K2], and Pippenger [P] showed that the variance is O(1). These results
imply that the length of the longest carry chain in a carry-ripple adder is O(logn) “almost
always”.
For our positive result in this section, we must say more about the “standard” circuit
introduced in the previous section. (Our negative results will of course apply to all circuits,
without restriction.) We must ensure that the module simulating the m-th step passes on
to the module simulating the (m + 1)-st step any information about the next state that
can be deduced from its input signals and from any information about the previous state
it receives from the module simulating the (m − 1)-st step “as soon as possible” (that is,
within physical delay O(1) after receiving such information). (We must also, of course,
ensure that it produces its output signal as soon as possible after it can be determined from
the information it has received.) To do this, we shall assume first that the input signals are
encoded using a “one-out-of-
∣
∣A
∣
∣” code, and that the output signals are encoded using a
“one-out-of-
∣
∣B
∣
∣” code. Furthermore, we shall assume the states are encoded using 2
∣
∣Q
∣
∣−2
Boolean signals, one for each non-empty proper subset of the set Q of states. Each such
signal will be 1 if the state is known to belong to the given subset, and 0 otherwise. (We
omit the signal for the empty set, which would always be 0, and for the full set Q, which
would always be 1.) Each signal produced by a given module is then a monotone Boolean
function of the signals received by that module, and it can be computed with physical
delay O(1) by a circuit using the “disjunctive normal form” (that is, an OR of ANDs) for
that Boolean function (with AND-gates producing a 1 as soon as 1s are received at all
their inputs, and OR-gates producing a 1 as soon as a 1 is received at any of their inputs).
(The conventions just described seem to be the simplest ones that allow our results to
be presented. One could also consider “self-timed asynchronous” circuits, such as those
described by Muller and Bartky [M3]; Mead and Conway [M1] have presented a self-timed
asynchronous adder using that methodology.)
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To simplify our results, we shall assume in this section that all automata are “ergodic”
(that is, that their state-transition diagrams are strongly connected (so that it is possible
to get from any state to any other state by some suitable input word) and that the greatest
common divisor of all cycle lengths is one (so that it is possible to reach any state by input
words of any sufficiently large length)). This entails some loss of generality (there may be
states that, once left, cannot be returned to, and there may be states that can only be
reached by input words of certain lengths), but it holds for all the interesting examples
that we know.
We shall say that w ∈ A∗ is a synchronizing word for the automaton M and the
synchronized state q1 if qw = q1 for every state q ∈ Q. We shall say that an automaton is
synchronizable if it has a synchronizing word. (These notions were introduced by Hennie
[H].) If an ergodic automaton is synchronizable, the initial state can be taken as the
synchronized state, so the synchronizing word becomes a resetting word.
We shall say that two states q1 and q2 are mergeable if there exists a word x ∈ A∗
such that q1x = q2x. It is clear that if an automaton is synchronizable, every pair of states
is mergeable, and Cˇerny´ [C1] has observed that the converse is also true: if every pair of
states is mergeable, the automaton is synchronizable.
For simplicity, we shall assume to begin with that the successive letters of the input
word are independent random variables, uniformly distributed over the input alphabet.
We shall say that a family of circuits simulating n steps by an automaton has physical
delay O(logn) almost always if, for every c, there exists a d such that the probability that
the physical delay exceeds d logn is at most 1/nc for all sufficiently large n. (Informally,
this condition means that the distribution of the physical delay has an “exponentially thin”
tail.)
Theorem 4.1: Suppose the ergodic automaton M is synchronizable. Then there exist
circuits simulating n steps by M with physical delay O(logn) almost always when the
letters of the input word are independent and uniformly distributed over the input alphabet
A.
Proof: Suppose the ergodic automaton M is synchronizable. Let r be a resetting word for
M , and let ̺ =
∣
∣r
∣
∣.
Consider now any input word y of lengthm ≥ 1. With probability at least π = 1/∣∣A∣∣̺,
this word will be followed by the word r that brings M to a state independent of y. Thus
if we consider any sufficiently long input word z, and look at its suffix of length ̺k,
the probability that this suffix by itself will not determine the state q0z of M is at most
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(1−π)k. Let c be any positive integer. If we choose k = (c+1) log1/(1−π) n = O(logn), this
probability will be at most 1/nc+1. Let us now apply this result to each of the sufficiently
long prefixes of an input word x of length n. There are at most n such prefixes, and for
each of them the probability that the corresponding output is not determined by its suffix
of length O(logn) is at most 1/nc+1. It follows that with probability at least 1 − 1/nc
every output is determined by the preceding O(logn) inputs. Thus the physical delay of
the standard circuit simulating n steps of a synchronizable automaton is O(logn) almost
always. ⊓⊔
Theorem 4.2: Suppose the ergodic automaton M is not synchronizable. Then any circuit
simulating n steps by M has physical delay Ω(n) almost always when the letters of the
input word are independent and uniformly distributed over the input alphabet A.
Proof: Suppose the ergodic automaton M is not synchronizable. Since M is ergodic, there
exists a positive integer µ such that, for any states q, q′ ∈ Q, there exists a word v of length
∣
∣v
∣
∣ = µ such that qv = q′. Since M is not synchronizable, there exist two states q1, q2 ∈ Q
that are not mergeable, so that q1y 6= q2y for every word y ∈ A∗. SinceM is reduced, there
exist, for any two distinct states q3, q4 ∈ Q, a word z ∈ A∗ such that ω(q3z) 6= ω(q4z). Let
ν ≥ 1 be one more than the maximum, over all pairs of distinct states q3, q4, of the lengths
of these words z.
Let k ≥ 1 and l ≥ 1 be positive integers to be chosen later, with k = O(logn) and
l = O(logn). Let I1, . . . , Ik be k disjoint intervals of µ positions each among the first
n/3 positions of an input word x of length n, and let J1, . . . , Jl be l disjoint intervals of ν
positions each among the last n/3 positions of x.
Let Fi denote the event “M is state either q1 or q2 upon exit from Ii”. Each of these
events has probability at least φ = 2/
∣∣A
∣∣µ (regardless of the state of M at entry to I1),
and the probability that none of them occur is at most (1− φ)k. Let c ≥ 1 be a positive
integer. Then if k = ⌈log1/(1−φ)(2nc)⌉ = O(logn), the probability that none of the events
F1, . . . , Fk occur will be at most 1/2n
c.
Suppose now that the event Fi occurs. Let y denote the input subword between Ii
and Jj . Let q3 = q1y and q4 = q2y. Let Gj denote the event “at least one of the outputs
in Jj depends on whether M is in state q3 or state q4 at entry to Jj”. Each of these events
has probability at least ψ = 1/
∣∣A
∣∣ν , and the probability that none of them occur is at
most (1− ψ)l. Then if l = ⌈log1/(1−ψ)(2nc)⌉ = O(logn), the probability that none of the
events G1, . . . , Gk occur will be at most 1/2n
c.
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If at least one of the events Fi occurs, and if one of the subsequent events Gj occurs,
then at least one of the outputs in the last n/3 positions depends on at least one of the
inputs in the first n/3 positions, and the physical delay is Ω(n/3). Thus the physical delay
is Ω(n) with probability at least 1− 1/nc. ⊓⊔
Theorem 4.1 applies to various schemes for multiplier recoding (see Lehman [L1, L2],
Reitweisner [R] and Tocher [T] for examples), because a sufficiently long sequence of 0s is
a synchronizing word. Another problem that can be solved with physical delay O(logn)
almost always is that of carry propagation when a binary number with independent and
uniformly distributed bits is multiplied by a constant, as has been analyzed by Izsak and
Pippenger [I]. On the other hand, prefix parity (yn = x1 ⊕ x2 ⊕ · · · ⊕ xn), requires average
physical depth Ω(n), because the two states of the reduced automaton are both reachable
by words of length one, but are not mergeable.
Theorem 4.3: Suppose the ergodic automatonM is synchronizable, but not definite. Then
any circuit simulating n steps by M has physical delay Ω(logn) almost always when the
letters of the input word are independent and uniformly distributed over the input alphabet
A.
Proof: Since M is ergodic and synchronizable, there exists a resetting word r for M .
Since M is not definite, we can find words xay and xby, with a, b ∈ A and x, y ∈ A∗,
and with
∣∣y
∣∣ ≥ ∣∣Q∣∣2, such that ω(q0xay) 6= ω(q0xby). Since the length of y exceeds the
number of pairs of states of M , we can write y = stu, with s, t, u ∈ A∗ and ∣∣t∣∣ ≥ 1,
such that q0xas = q0xast and q0xbs = q0xbst, and thus such that q0xay = q0xast
ju and
q0xby = q0xbst
ju for all j ≥ 0.
Let σ =
∣
∣rxasu
∣
∣ and τ =
∣
∣t
∣
∣. Then
∣
∣rxastku
∣
∣ = σ + kτ , and the probability that
rxastku (or rxbstku) occurs at a given position in a word is π = 1/
∣∣A
∣∣σ+kτ . If we choose
k = ⌊(1/2τ) log∣∣A∣∣ n⌋ − σ, then we have π ≥ 1/
√
n and kτ = Ω(logn). Thus if rxastku
(or rxbstku) occurs in a word, the physical delay will be at least kτ = Ω(logn). Let c
be a positive integer. In an input word of length n, let us choose l = ⌈c√n logn⌉ disjoint
intervals of length ̺ = σ + kτ = O(logn) (which we can do, because the total length
of these intervals is O
(√
n(logn)2
)
). In each of these intervals, the subword rxastku (or
rxbstku) occurs with probability π ≥ 1/√n, these occurrences are independent events for
the disjoint intervals, so the probability that none of these intervals contains rxastku (or
rxbstku) is at most (1 − π)l ≤ (1 − 1/√n)c
√
n logn ≤ e−c logn = 1/nc. Thus the physical
delay is Ω(logn) with probability at least 1− 1/nc. ⊓⊔
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5. Zeckendorf Addition
In this section we shall apply the ideas (though not the theorems) of previous section
to analyze a problem that can be solved with logarithmic physical delay almost always,
even though it cannot be solved by a single finite automaton, and even though the natural
probability distribution on the input words is not uniform.
The problem we analyze is that of “Zeckendorf addition”. The Fibonacci numbers Fn
for n ≥ 0 are defined by F0 = 0, F1 = 1 and Fn = Fn−1 + Fn−2 for n ≥ 2. Zeckendorf
[Z] observed that any integer M in the range 0 ≤ M ≤ Fn+1 − 1 can be expressed
in a unique way as a sum M =
∑
2≤i≤n ai Fi in which each ai is either 0 or 1 and in
which no two consecutive ai are both 1. The word anan−1 · · ·a3a2 is called the Zeckendorf
representation ofM . The problem of Zeckendorf addition is to produce from the Zeckendorf
representations of two integers M and N =
∑
2≤i≤n bi Fi the Zeckendorf representation of
their sum M +N =
∑
2≤i≤n+2 ci Fi (which might require as many as two more bits than
M and N). It is not hard to see that this problem cannot be solved by a finite automaton,
but it has been shown by Frougny [F2] that it can be solved by three finite automaton that
scan the input word in alternating directions, with the output words of each of the first
two automata becoming the input words to their successors (see also Ahlbach, Usatine,
Frougny and Pippenger [A]). The details of these three finite automata will not concern
us here. We shall need only the following observations, which are easily seen from the
descriptions given by Ahlbach, Usatine, Frougny and Pippenger [A]. We may regard the
input alphabet as {0, 1, 2}, where 0 corresponds to ai = bi = 0, 1 corresponds to ai = 0
and bi = 1 or to ai = 1 and bi = 0, and 2 corresponds to ai = bi = 1. The first automaton
is reset (synchronized into its initial state) by three consecutive 0s in the input word, while
the second and third automata are reset by two consecutive 0s. Furthermore, a sequence
of n ≥ 3 consecutive 0s in the input to the first automaton results in a sequence of at least
n− 2 consecutive 0s in its output, while a sequence of n ≥ 2 consecutive 0s in the input to
either the second or third automaton results in a sequence of at least n−1 consecutive 0s in
its output. It follows from these observations that a sequence of five consecutive 0s in the
input to the first automaton resets all the automata to their initial states at corresponding
times in their operation.
If we assume that the integer M is uniformly distributed in the interval 0 ≤ M ≤
Fn+1 − 1, then the successive bits are neither independent (because of the “no two con-
secutive 1s” constraint) nor uniformly distributed (Filipponi and Freitag [F1] have shown
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that Pr[ak = 1] = Fk−1 Fn−k+1/Fn+1. Rather, they form a non-stationary Markov chain.
Specifically,
Pr[a2 = 1] = Fn−1/Fn+1
(because, among the Fn+1 (n−1)-bit words in question, there are Fn−1 that end with 01).
Thus
Pr[a2 = 0] = 1− Fn−1/Fn+1 = Fn/Fn+1.
More generally, for 3 ≤ k ≤ n the same reasoning yields
Pr[ak = 1 | ak−1 = 0] = Fn−k+1/Fn−k+3.
Thus
Pr[ak = 0 | ak−1 = 0] = 1− Fn−k+1/Fn−k+3 = Fn−k+2/Fn−k+3.
Of course, for 3 ≤ k ≤ n,
Pr[ak = 0 | ak−1 = 1] = 1.
From these results we see that the probability of 0 in any position is at least Fl/Fl+1 ≥
F2/F3 = 1/2, no matter what has come before. Thus the probability of k consecutive 0s in
any k consecutive positions is at least 1/2k. (We have described the Markov chain reading
from right to left, but a left-to-right reading yields the same chain, because the “no two
consecutive 1s” constraint allows a word if and only if it allows the reversal of that word.)
From these observations regarding the automata for Zeckendorf addition and the nat-
ural probability distribution on their input words, we see that in this situation again the
physical delay is O(logn) almost always.
6. Conclusion
Our results concerning logical delay appear to be definitive, but several simplifying
assumptions have been made in our treatment of worst- and average-case physical delay.
Firstly, we have assumed that inputs and outputs are placed in their natural order at
uniformly spaced positions along a line. It seems likely that our negative results can be
strengthened by allowing the inputs and outputs to appear in any order. It also seems likely
that these results could be generalized by allowing the inputs and outputs to be laid out
(with appropriate spacing) in two or three dimensions (replacing n by its square- or cube-
root in the various bounds). It should also be possible to eliminate the assumption that
automata are ergodic (replacing the criterion of synchronizability by a more complicated
condition). Finally (and most ambitiously) one could try to replace the assumption of
11
independent and uniformly distributed inputs by a more general one, say, that the inputs
are generated by a stationary Markov process with finitely many states. Such a process
might make some states of the automaton effectively unreachable, or some pairs of states
effectively indistinguishable, and thus will call for more far-reaching reconsideration of the
problem.
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